

## ( ) Preliminary Specifications( V ) Final Specifications

	Floudet Specification
	AU OPTRONICS CORPORATION
( ) Prelimina	ry Specifications
(V) Final Spe	cifications
	2/27 125 13:3
Module	13.3"(13.26") FHD 16:9 Color TFT-LCD with LED Backlight
	design
Model Name	G133HAN02.0
Note ( 🔒 )	LED Backlight with driving circuit design

Customer	Date
Pro-	PROMA 1
Checked & Approved by	Date
	Oisplay Pl
Note: This Specification is without notice.	subject to change

afidential	
Approved by	Date
<u>Sean Lin</u>	<u>2020/2/25</u>
Prepared by	Date
<u>CH Tsai</u>	<u>2020/2/25</u>
AU Optronics	corporation



# <u>Contents</u>

	Handling Precautions  General Description	
۷.	2.1 General Specification	
	2.2 Optical Characteristics	٥
3	Functional Block Diagram	
	Absolute Maximum Ratings	
	4.1 Absolute Ratings of TFT LCD Module	
	4.2 Absolute Ratings of Environment	
5.	Electrical Characteristics	
٠.	5.1 TFT LCD Module	
	5.2 Backlight Unit	18
6.	Signal Interface Characteristic	20
•	6.1 Pixel Format Image	
	6.2 Integration Interface Requirement	
	6.3 Interface Timing	
	6.4 Power ON/OFF Sequence	
7.	Panel Reliability Test	
	7.1 Vibration Test	
	7.2 Shock Test	
	7.3 Reliability Test	
8.	Mechanical Characteristics	
	8.1 Total Solution Outline Dimension	
9.	Shipping and Package	
	9.1 Shipping Label Format	
	9.2 Carton packing	
	9.3 Shipping Package of Palletizing Sequence	
10	D. Appendix: EDID Description	
	For Ph. 202	



# Record of Revision

Version and Date	Page	Old description	New Description	Remark
0.0	AII	First Edition		
1.0	5 AU	Section   Sect	White Luminative Limit Schools paperly and to go (senter point).  If the CAS A LEC currents.  15 Sense of governs.  15 Sense of gove	
	7	December	The contract   The	
	12	Schematic Block Diagram	Schematic Block Diagram  Schematic Block Diagram	
	14	*** 1.1 France Specification  ***********************************	The power good full are an executable of the 21% and these foreigness years (1990).    Springhow   Presentative   Mark   Npp   Mark   United	
	15		Cheaty point main field   Minc   Top   Male   unit   VCM   Plant   Minc   Min	
	16	Management and a super- manage	Bourse March Congress	
	17		\$1.25 Sentings in part observation (in the control of the control	
	20		Do.   B. 1870   101 money payed	
	21	To definition to the second se	Water Destroyages 1 Company 1 Compan	
	23	Experience Name  **1 to a processor of the first fine of the first	# 3 Steeles Traing  **13 Traing Construction **Local Train	



### AU OPTRONICS CORPORATION

		AU OF INDINIES CONFORM	
	24	A Those Staff beares  See a Committee of the Committee of	Comment of the commen
	26	Total Presidence in Topicson  Or of Topicson	Without TP
	29,30	3.3 Biogeogrape of menting proposes  One to the total	22 Carlin Palage.  Si Milita San San San San San San San San San Sa
	33	See Supply of such considers from a part of the consideration of the con	Del.
1.1	8	The uniform and the second of	No.   Symbol Conditions   Max.   Typ.   Max.   Unit   Note
1.2	8	2.0 option Characteristics	2.5 Oppical Chemicalistics

Alo Display Plus Confidential
No Display Plus



### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 11)Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 12) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown. FOT PROMA 1-125 10:



### 2. General Description

G133HAN02.0 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x1080(V) screen and 16.2M colors with LED backlight driving circuit. All input signals are eDP (Embedded DisplayPort) interface compatible.

G133HAN02.0 is designed for industrial display applications.

### 2.1 General Specification

The following items are characteristics summary on the table at 25  $^{\circ}\mathrm{C}$  condition:

Items	Unit	Specifications					
Screen Diagonal	[mm]	336.71					
Active Area	[mm]	293.472x1	65.078				
Pixels H x V	10	1920x3(R0	GB) x 108	30			
Pixel Pitch	[mm]	0.1529 x 0	.1529				
Pixel Format	02	R.G.B. Ve	rtical Stri	ре			
Display Mode		Normally E	Black				
White Luminance (ILED=24mA) (Note: ILED is LED current)	[cd/m <sup>2</sup> ]	400 typ. <b>(c</b>	enter po	oint)			
Luminance Uniformity		1.25 max.	(5 points	)			
Contrast Ratio		800 typ	Le O	>			
Response Time	[ms]	27 typ / 35 Max					
Nominal Input Voltage VDD	[Volt]	+3.3 typ.	33				
Power Consumption	[Watt]	Logic Power max :0.8W @VDD 3.3V White pattern Backlight Power max :3.38W @ VLED 12V in					
Weight	[Grams]	280 max					
			Min.	Тур.	Max.		
Physical Size	F	Length	194.8	195.3	195.8		
Include bracket	[mm]	Width	305.8	306.3	306.8		
	6	Thickness	se.	-	3.0 (Panel Side) 3.2 (PCBA Side)		
Electrical Interface	Pio	2 Lane eDP 1.2					



AU OPTRONICS CORPORATION

Glass Thickness	[mm]	0.4 side only
Surface Treatment		Anti-Glare
Support Color	olus	16.2M colors
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60
RoHS Compliance	1017	RoHS Compliance

G133HAN02.0 7 of 33

Alo Display Plus Confidential Use Only Roman Eight Proposition of the Confidential Use Only Proposition of the Confiden




### 2.3 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature):


Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
ILED=20r	White Luminance ILED=20mA (Base Panel Only)		Center point	320	400	-	cd/m2	1, 4, 5.
Viewing A	ا کمامہ	θR θL	Horizontal (Right) CR = 10 (Left)	80 80	89 89		degree	4, 9
Viewing A	igie	ψH ψL	Vertical (Upper) CR = 10 (Lower)	80 80	89 89	-		4, 9
Luminan Uniformi		δ5Р	5 Points	entile	1	1.25		1, 3, 4
	Luminance Uniformity		13 Points	2	-	1.6		2, 3, 4
Contrast R	atio	CR	lay ter	600	800	-		4, 6
Cross ta	lk	%				1.5		4, 7
Response	Time	TRT	Rising + Falling	-	27	•		
	Red	Rx	20%	0.545	0.575	0.605		
	60	Ry		0.305	0.335	0.365		
Color /	Green	Gx		0.310	0.340	0.370		
Chromaticity		Gy		0.550	0.580	0.610	_	
Coodinates	Blue	Вх	CIE 1931	0.130	0.160	0.190	_	4
	Diue	Ву		0.085	0.115	0.145	_	
	VA/Ib !4 -	Wx		0.283	0.313	0.343	-	
	White	Wy		0.299	0.329	0.359		
NTSC		%	IA 125	-	45	-		



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

δ w5 =	Maximum Brightness of five points
	Minimum Brightness of five points
δ w13 =	Maximum Brightness of thirteen points
	Minimum Brightness of thirteen points


#### Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



### AU OPTRONICS CORPORATION

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Conter of the sort

**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $\cdot$   $Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5 L (x) is corresponding to the luminance of the point X at Figure in Note (1).$ 

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

#### Where


Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)

G133HAN02.0 10 of 33




### AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




G133HAN02.0 11 of 33



### AU OPTRONICS CORPORATION

#### Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





### 3. Functional Block Diagram

# al Use Only **Schematic Block Diagram**



## 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	VDD	-0.3	4	[Volt]	Note 1,2

### 4.2 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions		
Operating Temperature	TOP	0	+50	[°C]	Note 4		
Operation Humidity	HOP	5	95	[%RH]	Note 4		
Storage Temperature	TST	-20	+60	[°C]	Note 4		



### AU OPTRONICS CORPORATION

Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2


Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).

Note 5: The packing material of system forbid to involve ammonium component

Note 6: The reliability test conditions of system do not exceed the verified conditions of TFT module

Note 7: Be sure the panel test condition do not exceed the component limitation of TFT module(TN Liquid

crystal, for example)





AU OPTRONICS CORPORATION

### 5. Electrical Characteristics

### 5.1 TFT LCD Module

### **5.1.1 Power Specification**

Input power specifications are as follows:


The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	Note 1
PDD	VDD Power	-	0.7	0.8	[Watt]	Note 2
IDD	IDD Current	-	231	242	[mA]	Note 2
lRush	Inrush Current	-	-	1500	[mA]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	is C	100	[mV] p-p	

Note 1: Measure in panel VDD

Note 2: Maximum Measurement Condition: White pattern at VDD: 3.3V driving voltage.

Note 3: Measure Condition



Vin rising time


G133HAN02.0 15 of 33



### 5.1.2 Signal Electrical Characteristics

Signal electrical characteristics are as follows;

### Display Port main link signal:




Display port main link							
	adent al	Min	Тур	Max	unit		
VCM	RX input DC Common Mode Voltage		0		V		
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	150		1380	mV		
	AUO DISPIATE INCO 19:39  AUO PROMATE INCO 19:39  For PRO 20210125 10:19:39						



AU OPTRONICS CORPORATION

### **Display Port AUX\_CH signal:**



	Display port AUX_CH				
	dente	Min	Тур	Max	unit
VCM	AUX DC Common Mode Voltage		0		V
VDiff <sub>P-P</sub>	AUX Peak-to-peak Voltage at a receiving Device	290		1380	mV

## Display Port VHPD signal:

	Display port VHPD						
		201	Min	Тур	Max	unit	
VHPD	HPD Voltage		3	-	3.6	V	



5.2 Backlight Unit									
5.2.1 LED characteristic	s Disk								
Parameter	Symbol	Min	Тур	Max	Units	Condition			
Backlight Power					50.00				
Consumption	PLED	-	- 606	3.38	[Watt]	(Ta=25°C), Note 1			
LED Life-Time	N/A	30,000	conii	50	Hour	(Ta=25℃), Note 2			

Note 1: Calculator value for reference PLED = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

### 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED (Note 1)	10.0	12.0	13.2	[Volt]	
LED Enable Input High Level	VLED_EN	2.2	150	5.5	[Volt]	
LED Enable Input Low Level	(Note 2)	ernal	33	0.6	[Volt]	Define as
PWM Logic Input High Level	VLED_PWM	2.2	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	(Note 2)	-	-	0.6	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	20K	Hz	
PWM Duty Ratio	Duty	1 (Note 3)	enti?	100	%	

Note 1: Measured in panel VLED

Note 2: Recommend system pull up/down resistor no bigger than 10kohm



AU OPTRONICS CORPORATION

Note 3: If the PWM duty ratio(min) is set between 5% to 1%, the PWM input frequency should be set below 1KHz.

The brightness-duty characteristic might not be able to keep in it's linearity if the dimming control is operated in 1% to 5% range.

G133HAN02.0 19 of 33

20210125 10:19:33



AU OPTRONICS CORPORATION

### 6. Signal Interface Characteristic

### 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1									19	20	)
1st Line	R	G	В	R	G	В	ROMP 10/25	R	G	В	R	G	В
		1		C					1			1	
		•							-				
		•					Config		3				
		•					lay Plus ternal		1				
		1			-		DisplayEllo		1			•	
		1					OM 101		1			1	
1080th Line	R	G	В	R	G	В		R	G	В	R	G	В



AU OPTRONICS CORPORATION

### **6.2 Integration Interface Requirement**

### **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following

components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX
Type / Part Number	IPEX 20765-030E-11A (0.5mm pitch)
Mating Housing/Part Number	IPX or compatible


### 6.2.2 Pin Assignment

Pin	Symbol	Description
1	NC	Reserved for LCD supplier
2	GND	High Speed Ground
3	Lane1_N	Complement Signal Link Lane 1
4	Lane1_P	True Signal Link Lane 1
5	GND	High Speed Ground
6	Lane0_N	Complement Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Channel
10	AUX_CH_N	Complement Signal Auxiliary Channel
11	GND	High Speed Ground
12	VDD	LCD logic power
13	VDD	LCD logic power
14	NC	LCD Panel Self Test Enable (Optional)
15	GND	LCD logic and driver ground
16	GND	LCD logic and driver ground
17	HPD	HPD Signal pin
18	BL_GND	LED Backlight ground
19	BL_GND	LED Backlight ground
20	BL_GND	LED Backlight ground
21	BL_GND	LED Backlight ground
22	VLED_EN	LED Backlight control on/off control
23	VLED_PWM	System PWM signal input for dimming
24	NC	Reserved for LCD supplier
25	NC	Reserved for LCD supplier
26	VLED	LED Backlight Power
27	VLED	LED Backlight Power
28	VLED	LED Backlight Power
29	VLED	LED Backlight Power
30	NC	Reserved for LCD supplier

G133HAN02.0 21 of 33



AU OPTRONICS CORPORATION



Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off.

Internal circuit of eDP inputs are as following.



AU OPTRONICS CORPORATION


### 6.3.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Parameter Frame Rate		Symbol	Min.	Тур.	Max.	Unit
		150101	1000	60	-	Hz
Clock fr	equency	1/ T <sub>Clock</sub>	68	70.5	75.9	MHz
	Period	Tv	1100	1116	1150	
Vertical	Active	TvD		1080		<b>T</b> Line
Section	Blanking	Тив	20	36	70	
	Period	Тн	1030	1052	1100	
Horizontal	Active	Тно		960	otia.	Tclock
Section	Blanking	Тнв	70	92	140	

Note 1: The above is as optimized setting

### 6.3.2 Timing diagram






AU OPTRONICS CORPORATION

### 6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

### **Display Port panel power sequence:**



Display port interface power up/down sequence, normal system operation

### **Display Port AUX\_CH transaction only:**



Display port interface power up/down sequence, AUX\_CH transaction only

G133HAN02.0 24 of 33



AU OPTRONICS CORPORATION

### Display Port panel power sequence timing parameter:

Timing	Description	David Inc		Limits		No.
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms	19:3	200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source	- OY	fide	o'tian	Min accounts for required BS-Idle pattern.  Max allows for source frame synchronization.
17	delay from valid video data from source to video on display	sink	0ms	alu	50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source	reli	19:3	, 5	source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source	5			source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

**Note1:** The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCD VDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).

-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

**Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


**Note 3:** The sink must support AUX\_CH polling by the source immediately following LCD VDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.

G133HAN02.0 25 of 33




AU OPTRONICS CORPORATION

### Display Port panel B/L power sequence timing parameter:



	Min (ms)	Max (ms)
T13	0.2	10
T14	0	-
T15	0	-
T16	0	-
T17	0	-
T18	0.2	10
T19	1*	-
T20	1*	-

Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



Seamless change: T19/T20 = 5xT<sub>PWM</sub>\*

\*T<sub>PWM</sub>= 1/PWM Frequency

Note 1 : If T14,T15,T16,T17<10ms , The display garbage may occur. We suggest T14,T15,T16,T17>10ms to avoid the display garbage.

Note 2: If T13 or T18<0.5ms $^{,}$  the inrush current may cause the damage of fuse. If T13 or T18<0.5ms $^{,}$  the inrush current I2t is under typical melt of fuse Spec. $^{,}$  there is no mentioned problem.



G133HAN02.0 26 of 33



AU OPTRONICS CORPORATION

### 7. Panel Reliability Test

### 7.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

### 7.2 Shock Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

### 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta=0°C, 300h	
High Temperature Storage	Ta= 60°C, 300h	
Low Temperature Storage	Ta= -20°C, 250h	
Thermal Shock Test	Ta=-20°Q30min) ∼60°Q30min), 100cycles condition.	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost


. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

G133HAN02.0 27 of 33

### 8. Mechanical Characteristics

### **8.1 Outline Dimension**



### 9. Shipping and Package

### 9.1 Shipping Label Format




### 9.2 Carton Package



Total 45 pcs /carton

### 9.3 Shipping Package of Palletizing Sequence



14	,,0	Specification		Do wo mule
ltem	Q'ty	Dimension	Weight (kg)	Remark
Packing Material	SQL	446(L)mm x373(W)mm x 293(H)mm	1.4	TRAY +Box
Packing	45 pcs/carton	446(L)mm x373(W)mm x 293(H)mm	11.8	with panel & cushion
Pallet	1	1150(L)mm x 910(W)mm x 132(H)mm	14	
Pallet after Packing	boxes/pallet	1150(L)mm x 910(W)mm x 1304(H)mm	300	24 carton
		Display Plus Internal 333 OMATE Internal 9:33 OMATE Internal 9:33		

G133HAN02.0 30 of 33

10. Appendix: EDID Description

Address	FUNCTION	Value
HEX		HEX
00	Header	00
01	5	FF
02	· Pro	FF3
03	127	9 FF
04	Disk LE W	FF
05	10 AP 125	FF
06	V 201, 101,	FF
07	64, 20,7,	00
08	EISA Manuf. Code LSB	06
09	Compressed ASCII	AF
0A	Product Code	2D •
0B	hex, LSB first	20
0C	32-bit ser #	00
0D	OZ DICOCI II	00
0E		00
0F	Phi	00
10	Week of manufacture	
11	Week of manufacture	00 1B
12	Year of manufacture  EDID Structure Ver.	01
13		01
14	EDID revision #	
	Video input def. (digital I/P, non-TMDS, CRGB)	A0
15	Max H image size (rounded to cm)	1D
16	Max V image size (rounded to cm)	11
17	Display Gamma (=(gamma*100)-100)	78
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02
19	Red/green low bits (Lower 2:2:2:2 bits)	59
1A	Blue/white low bits (Lower 2:2:2:2 bits)	B5
1B	Red x (Upper 8 bits)	92
1C	Red y/ highER 8 bits	58
1D	Green x	58
1E	Green y	92
1F	Blue x	28
20	Blue y	1E
21	White x	50
22	White y	54
23	Established timing 1	00
24	Established timing 2	00
25	Established timing 3	00
26	Standard timing #1	01
27	Co	01
28	Standard timing #2	01
29	May They	01
2A	Standard timing #3	01
2B	01. 18 11	01
2C	Standard timing #4	01

2D	01
2E Standard timing #5	01
2F	01
30 Standard timing #6	01
31	01
32 Standard timing #7	01
33	01
34 Standard timing #8	01
35	01
36 Pixel Clock/10000 LSB	14
37 Pixel Clock/10000 USB	37
38 Horz active Lower 8bits	80
39 Horz blanking Lower 8bits	B8
3A HorzAct:HorzBlnk Upper 4:4 bits	70
3B Vertical Active Lower 8bits	
3C Vertical Blanking Lower 8bits	38
0 0" 1	( 158
11 0 147 141	10
	10
VertSync.Offset : VertSync.Width	3E
41 Horz‖ Sync Offset/Width Upper 2bits	00
Horizontal Image Size Lower 8bits	25
Vertical Image Size Lower 8bits	A5
Horizontal & Vertical Image Size (upper 4:4 bit	s) 10
45 Horizontal Border (zero for internal LCD)	00
46 Vertical Border (zero for internal LCD)	00
47 Signal (non-intr, norm, no stero, sep sync, neg pol)	18
48 Detailed timing/monitor	00
49 descriptor #2	R 000
4A	00
4B	0F
4C	00
4D	00
4E	00
4F	00
50	00
51	00
52	00
53	00
54	00
55	00
56	80 00
57	00.0
58	00
59	20
5A Detailed timing/monitor	00
5B descriptor #3	00
5C descriptor #5	00
5D 5D	FE

5E		00
5F	Manufacture	41
60	Manufacture	55
61	Manufacture	4F
62		OA
63	plus	20
64	12)	20
65	Sisp. E	20
66	10 44	20
67	20 -0K, 101	20
68	PR -OZ	20
69	Sol, Jo	20
6A	*	20
6B		20
6C	Detailed timing/monitor	00
6D	descriptor #4	00
6E		00
6F		FE
70	Plus	00
71	Manufacture P/N	47
72	Manufacture P/N	31
73	Manufacture P/N	33
74	Manufacture P/N	33
75	Manufacture P/N	48
76	Manufacture P/N	41
77	Manufacture P/N	4E
78	Manufacture P/N	30
79	Manufacture P/N	32
7A	Manufacture P/N	2E
7B	Manufacture P/N	30
7C		20
7D	) Plan	0A
7E	Extension Flag	00
7F	Checksum	08