

# Model Name: P430HVN05.1

Issue Date: 2021/08/09

(\*)Preliminary Specifications

( )Final Specifications

Customer Sigr	nature	Date	AUO Display Plus	Date
Approved By	For PRO	505/0	Approval by PM Director CT Wu	TWu*
Note	AUO Di	SPIZY PI	Reviewed by RD Director  Amay Chen  Lama  Reviewed by Project Leader  Wayne NC Lee	then The The
	kor,	20.	Prepared by PM Phoebe Chen	he Chen.



# **Contents**

1.	General Description	
2.	Absolute Maximum Ratings	
3.	Optical Specification	7
4.	Interface Specification	10
4.1	Input power	10
4.2	Input Connection	11
4.3	Input Data Format	14
	4.3.1 LVDS color data mapping	14
	4.3.2 Color Input Data Reference	15
5.	Signal Timing Specification	16
5.1	Input Timing	16
	5.1.1. Timing table	16
	5.1.2. Signal Timing Waveform	17
5.2	Input interface characteristics	18
5.3	Power Sequence for LCD	20
6.	Backlight Specification	21
6.1	Electrical specification	21
6.2	Input Pin Assignment	22
6.3	Power Sequence for Backlight	24
7.	Mechanical Characteristics	
8.	Reliability Test Items	
9.	International Standard	
9.1	Safety	29
9.2	EMC	
10.	Packing	
10.1	l Definition of Label	30
10.2	Packing Methods	31
10.3	Pallet and Shipment Information	32
11.	Precautions	33
11.1	. Mounting Precautions	33
11.2	2. Operating Precautions	33
11.3	Operating Condition for Public Information Display	34
11.4		34
11.5		
11.6	6. Storage	35
11.7	7. Handling Precautions for Protection Film	35
11.8	B. Dust Resistance	35



# **Record of Revision**

Version	Date	Page	Description
0.0	2021/08/05	All	1 <sup>st</sup> release
			:50/21 1/100 1/6:0
		.01	300
	1	No.	OL1, 1082
		. 61	207
		0,	
			ation.
			Lige, Out
			Consisse
			Blus Sal
			127 ter 6:01
			515P TE 13:10
		110	-MP -031
			0. 100
		OV	To
	7		
			Lia!
			s deno
			Course
			1115
			experience of
			15P1 - E 110 3:16.
		. 10	100
			01,100
		191	20-
			i antia
			William Out
			Co. 115e



### 1. General Description

This specification applies to the 42.5 inch Color TFT-LCD Module P430HVN05.1. This LCD module has a TFT active matrix type liquid crystal panel 1920x1080 pixels, and diagonal size of 42.5 inch. This module supports 1920x1080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.

P430HVN05.1 has been designed to apply the 8-bit 2 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important. Special materials applied into this model are:

- 1. Liquid crystal: Advanced wide temperature LC(-40°C ~110°C)
- 2. Polarizer: Wide temperature polarizer (95°C)

#### \* General Information

Items	Specification	Unit	Note
Active Screen Size	42.5	inch	
Display Area	940.896 (H) x 529.254 (V)	mm	
Outline Dimension	963.7(H) x 552.0(V) x 26.9(D)	mm	D: front bezel to D/B cover
Driver Element	a-Si TFT active matrix		
Display Colors	8 bit + FRC (1.07 billion)	Colors	
Number of Pixels	1920x1080	Pixel	
Pixel Pitch	0.315 (H) x 0.315 (W)	mm	
Pixel Arrangement	RGB vertical stripe	43	<b>\</b>
Display Operation Mode	Normally Black	SUG	M
Surface Treatment	Anti-Glare, 3H	0	Haze = 28%
Rotate Function	Unachievable	350	Note 1
Display Orientation	Portrait		Note 2
Operating Time	24/7		See Chapter 11.3 for details
Frame Rate	60	Hz	See Chapter 5.1 for details
LED MTTF	70K	hours	See Chapter 6.1 for details




Note 1: Rotate Function refers to LCD display could be able to rotate. This function does not work in this model.

#### Note 2:

- (1) Landscape Mode: The default placement is T-Con Side on the lower side and the image is shown upright via viewing from the front.
- (2) Portrait Mode: The default placement is that T-Con side has to be placed on the left side via viewing from the front.

### Landscape (Front view)



#### **Portrait (Front view)**





# 2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	♥ V <sub>DD</sub>	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	ТОР	-20	+60	[°C]	Note 2
Operating Humidity	НОР	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2: Maximum Wet-Bulb should be 39 °C and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40 °C or less. At temperatures greater than 40 °C, the wet bulb temperature must not exceed 39 °C.

Note 3: Surface temperature is measured at 50 °C Dry condition






# 3. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 500 mm from the LCD surface at a viewing angle of  $\varphi$  and  $\theta$  equal to  $0^\circ$ .

Fig.1 presents additional information concerning the measurement equipment and method.



Parameter		Cymhol	Values		Unit	Notes	
	Parameter	Symbol	Min.	Тур.	Max	Offic	Notes
Contras	st Ratio	CR	3200	4000			1
Surface	Luminance (White)	Lwn	1200	1500		cd/m <sup>2</sup>	2
Lumina	nce Variation	δ <sub>WHITE(9P)</sub>			1.33		3
Respor	nse Time (G to G)	Тү		8	16	ms	4
Color G	Samut	NTSC		72	101	%	
Color C	Coordinates			fide	$O_{U_{I,I}}$		
	Red	Rx	Co	0.650			
		R <sub>Y</sub>	JUS .	0.335			
	Green	Gx	ter	0.310			
		G <sub>Y</sub>	Turn 0.02	0.610	Turn 10.03		
	Blue	Bx	Typ0.03	0.150 Typ.+0.03			
		By	00	0.065			
	White	Wx		0.313			
		$W_{Y}$		0.329			
Viewing	g Angle				al		5
	x axis, right(φ=0°)	θr	85	89	451	degree	
	x axis, left(φ=180°)	θι	85	89	0,,-	degree	
	y axis, up(φ=90°)	$\theta_{u}$	85	89		degree	
	y axis, down (φ=270°)	$\theta_{\sf d}$	85	89		degree	

Note:

1. Contrast Ratio (CR) is defined mathematically as:




# $\label{eq:contrast_contract} \text{Contrast Ratio=} \frac{\text{Surface Luminance of $L_{\text{on5}}$}}{\text{Surface Luminance of $L_{\text{off5}}$}}$

- 2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. LED current I<sub>F</sub> = typical value (without driver board), LED input VDDB =24V, I<sub>DDB</sub>. = Typical value (with driver board), L<sub>WH</sub>=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance, δWHITE is defined (center of Screen) as: δwhite(9P)= Maximum(Lon1, Lon2,...,Lon9)/ Minimum(Lon1, Lon2,...Lon9)
- 4. Response time  $T_{Y}$  is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on Frame rate = 60Hz to optimize.

Mea	asured	Target						
Respo	nse Time	0%	25%	50%	75%	100%		
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%		
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%		
Start	50%	50% to 0%	50% to 25%	3	50% to 75%	50% to 100%		
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%		
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%			


T<sub>y</sub> is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright)" and "any level of gray(dark)".






#### FIG. 2 Luminance



5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

#### FIG.3 Viewing Angle





# 4. Interface Specification

### 4.1 Input power

The P430HVN05.1 module requires power inputs which are employed to power the LCD electronics and to drive the TFT array and liquid crystal.

Item	OVARY	Symbol	Min.	Тур.	Max	Unit	Note
Power Supply Input Voltage	00,10	$V_{DD}$	10.8	12	13.2	V	1
Dower Cumby Input Current	Black pattern	1	-	0.5	0.6	Α	
Power Supply Input Current	White pattern	IDD	-	1	1.2	Α	2
Dower Consumption	Black pattern	D.	-	6	7.2	Watt	
Power Consumption	White pattern	Pc		12	14.4	Watt	
Inrush Current		Irush	lig.	00	4	Α	3

**Note1.** The ripple voltage should be fewer than 5% of VDD.

**Note2.** Test Condition:


- (1)  $V_{DD}$  = 12.0V, (2)  $F_{V}$  = 60Hz, (3)  $F_{Clk}$  = 74.25MHz, (4)  $T_{Clk}$  Temperature = 25  $T_{Clk}$
- (5) Power dissipation check pattern. (Only for power design)
- a. Black pattern



b. White pattern



**Note3.** Measurement condition : Rising time = 400us





### 4.2 Input Connection

■ LCD connector: FI-RTE51SZ-HF, 187059-5122, 115E51-0000RA-M3-R or compatible


PIN	Symbol	Description	Note	PIN	Symbol	Description	Note
1	N.C.	No connection	2	26	GND	Ground	
2	N.C.	No connection	2	27	GND	Ground	
3	N.C.	No connection	2	28	CH2_Y0-	LVDS Channel 2, Signal 0-	
4	N.C.	No connection	2	29	CH2_Y0+	LVDS Channel 2, Signal 0+	
5	N.C.	No connection	2	30	CH2_Y1-	LVDS Channel 2, Signal 1-	
6	N.C.	No connection	2	31	CH2_Y1+	LVDS Channel 2, Signal 1+	
7	LVDS_SEL	Open/High(3.3V) for NS, Low(GND) for JEIDA	3,7	32	CH2_Y2-	LVDS Channel 2, Signal 2-	
8	N.C.	No connection	2	33	CH2_Y2+	LVDS Channel 2, Signal 2+	
9	N.C.	No connection	2	34	GND	Ground	
10	N.C.	No connection	4	35	CH2_CLK-	LVDS Channel 2, Clock -	
11	GND	Ground	Di-	36	CH2_CLK+	LVDS Channel 2, Clock +	
12	CH1_Y0-	LVDS Channel 1, Signal 0-	Inte	37	GND	Ground	
13	CH1_Y0+	LVDS Channel 1, Signal 0+		38	CH2_Y3-	LVDS Channel 2, Signal 3-	
14	CH1_Y1-	LVDS Channel 1, Signal 1-	831	39	CH2_Y3+	LVDS Channel 2, Signal 3+	
15	CH1_Y1+	LVDS Channel 1, Signal 1+		40	N.C.	No connection	2
16	CH1_Y2-	LVDS Channel 1, Signal 2-		41	N.C.+	No connection	2
17	CH1_Y2+	LVDS Channel 1, Signal 2+		42	N.C.	No connection	2
18	GND	Ground		43	N.C.	No connection	2
19	CH1_CLK-	LVDS Channel 1, Clock -		44	GND	Ground	
20	CH1_CLK+	LVDS Channel 1, Clock +		45	GND	Ground	
21	GND	Ground	.15	46	GND	Ground	
22	CH1_Y3-	LVDS Channel 1, Signal 3-		47	N.C.	No connection	
23	CH1_Y3+	LVDS Channel 1, Signal 3+	lu <sub>c</sub>	48	$V_{DD}$	Power Supply, +12V DC Regulated	
24	N.C.	No connection	2	49	V <sub>DD</sub>	Power Supply, +12V DC Regulated	
25	N.C.	No connection	2	50	V <sub>DD</sub>	Power Supply, +12V DC Regulated	
				51	$V_{DD}$	Power Supply, +12V DC Regulated	



LCD connector: JST SM12B-PAHS-TBT

PIN	Symbol	Description	Note	
1	$V_{DD}$	Power Supply Input Voltage	Co	
2	$V_{DD}$	Power Supply Input Voltage		
3	$V_{DD}$	Power Supply Input Voltage	rer.	
4	$V_{DD}$	Power Supply Input Voltage	. \3	
5	$V_{DD}$	Power Supply Input Voltage		
6	N.C.	No connection	2	
7	N.C.	No connection	2	
8	GND	Ground		
9	GND	Ground		
10	GND	Ground		
11	GND	Ground		
12	GND	Ground	Co	
		blo	avn'	

Note1. Pin number start from the left side as the following figure.




Note2. Please leave this pin unoccupied. It cannot be connected with any signal (Low/GND/High).

Note3. LVDS data format selection

LVDS_SEL	Mode
H or OPEN	NS
L	Jeida

# Input equivalent impedance of LVDE\_SEL pin






#### Note4. Data Bit mode format selection

BIT_SEL	Mode
Н	10Bit
L or OPEN	8Bit

# Input equivalent impedance of BIT\_SEL pin






# Input Data Format 4.3.1 LVDS color data mapping


### LVDS Option for 8bit

### **LVDS Option NS**



Note: x = 1, 2, 3, 4...

### LVDS Option JEIDA





### 4.3.2 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

#### COLOR DATA REFERENCE

8bit

			<u>ال</u>	<u> </u>		N			A9	3	I			lor I		1									
	Color				RE	ED		2/					GRI	EEN							BL	UE			
		MS			l			LS		MS				l		LS		MS			l		l	ı	SB
	<u> </u>		R6			R3								G3		G1			B6		B4		B2	B1	В
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																									
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
G																									
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В		6																							
	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
										0 21 A															



# 5. Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

#### Input Timing

### 5.1.1. Timing table

### Timing Table (DE only Mode)


Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Tv	1100	1125	1480	Th
Vertical Section	Active	Tdisp (v)	16UCL	1080		2160
	Blanking	Tblk (v)	20	45	400	Th
	Period	Th	1030	1100	1325	Tclk
Horizontal Section	Active	Tdisp (h)		960		
	Blanking	Tblk (h)	70	140	365	Tclk
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz

#### Notes:

- (1) Display position is specific by the rise of DE signal only. Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



### 5.1.2. Signal Timing Waveform







# 5.2 Input interface characteristics

	Parameter Input Differential Voltage			Value		Unit	Note
			Min.	Тур.	Max	Offic	Note
	Input Differential Voltage	V <sub>ID</sub>	200	400	600	mV <sub>DC</sub>	1
	Differential Input High Threshold Voltage	V <sub>тн</sub>	+100		+300	mV <sub>DC</sub>	1
	Differential Input Low Threshold Voltage	<b>V</b> <sub>TL</sub>	-300		-100	mV <sub>DC</sub>	1
	Input Common Mode Voltage	V <sub>ІСМ</sub>	1.1	1.25	1.4	V <sub>DC</sub>	1
LVDS	Input Channel Pair Skew Margin	t <sub>SKEW (CP)</sub>	-500		+500	ps	2
Interface	Input Channel Pair Skew Margin (only for M'Star MST7428BB)	tskew (CP)	-400	al-	+400	ps	2
	Receiver Clock : Spread Spectrum  Modulation range	Fclk_ss	Fclk -3%	Oply	Fclk +3%	MHz	3
	Receiver Clock : Spread Spectrum  Modulation frequency	Fss	30		200	KHz	3
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5		0.4 0.5	ns	8

Note1. VICM = 1.25V




Note2. Input Channel Pair Skew Margin






Note3. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.




Note4. Receiver Data Input Margin

e4. Receiver Data Input M	argin					
·		150	Rating	3		N. 4
Parameter	Symbol	Min	Туре	Max	Unit	Note
Input Clock Frequency	Fclk	Fclk (min)	1-6:0	Fclk (max)	MHz	T=1/Fclk
Input Data Position0	tRIP1	- tRMG	3 0	[tRMG]	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	





### 5.3 Power Sequence for LCD



Davassatas		Values					
Parameter	Min.	Type.	Max.	Unit			
t1	0.4	10,00 10:0	30	ms			
t2	0.1	73.	50	ms			
t3	400			ms			
t4	0 <sup>*1</sup>			ms			
t5	0			ms			
t6			*2	ms			
t7	1000 <sup>*3</sup>	Jen		ms			

#### Note:

(1) t4=0: concern for residual pattern before BLU turn off.

(2) t6: voltage of VDD must decay smoothly after power-off. (customer system decide this value)

AUO DISPATE INTE 13'
For PROMATE 10831 13'

(3) t7: When the power supply input voltage(VDD) is off, be sure to pull down the valid and invalid data to 0V.




# 6. Backlight Specification

#### 6.1 Electrical specification

	Item	S	ymbol	Condition	Min	Тур	Max	Unit	Note				
1	Power Supply Input Voltage	V	/DDB	31 -	22.8	24	25.2	V	-				
2	Power Supply Input Current	I <sub>DDB</sub>		I <sub>DDB</sub>		I <sub>DDB</sub>		VDDB=24V		5.62	5.99	Α	1
3	Power Consumption		P <sub>DDB</sub>	VDDB=24V		134.9	143.7	Watt	1				
4	Inrush Current	İ	Irush	VDDB=24V	4.0	21	TBD	Α	2				
5		Va.	Hi	VDDB=24V	2	-	3.3	V	-				
5	Control signal voltage	V <sub>Signal</sub>	Low	VDDB-24V	-0.3	0.	8.0		3				
6	Control signal current	ı	Signal	VDDB=24V	-	-	1.5	mA	-				
7	External PWM Duty ratio (input duty ratio)	D_	EPWM	VDDB=24V	0	-	100	%	4				
8	External PWM Frequency	F.	EPWM	VDDB=24V	90	-	10K	Hz	4				
9	DET status signal	DET	н	VDDB-24V	Open Collector			V	5				
9	DET status signal	DET	Lo	VDDB=24V	0	-	8.0	V	5				
10	Input Impedance		Rin	VDDB=24V	300			Kohm	-				
11	LED MTTF	LEC	_MTTF	-	70,000	-	-	Hr	6, <mark>7</mark>				

Note 1: Dimming ratio= 100%, (Ta=25±5□, Turn on for 45minutes)

Note 2: MAX input current while DB turn on, measurement condition VDDB rising time=20ms(VDDB: 10%~90%)



Note 3: When BLU off ( VDDB = 24V , VBLON = 0V) , IDDB (max) = 0.1A

Note 4: Less than 5% dimming control is functional well and no backlight shutdown happened

Note 5: Normal: 0~0.8V; Abnormal: Open collector

Note 6: LED MTTF is defined as the time which luminance of LED is 50% compared to its original value.

[Operating condition: Continuous operating at Ta = 25±2 | for single LED only]

Note7: MTTF is a reference index, it is not representative of warranty.



# 6.2 Input Pin Assignment

The P430HVN05.1 module requires 2 power input (12-pin & 14-pin)

LED DB connector: CI0114M1HRL-NH(CviLux)

Pin	Symbol	Description	No			
1	VDDB	Power Supply Input Voltage				
2	VDDB	Power Supply Input Voltage				
3 VDDB		Power Supply Input Voltage				
4	VDDB	Power Supply Input Voltage				
5	VDDB	Power Supply Input Voltage				
6	GND	Ground				
7	GND	Ground				
8	GND	Ground				
9	GND	Ground				
10	GND	Ground				
11	DET	BLU status detection:	1			
12	VBLON	BLU On-Off control:	2,3			
13	NC O	NC	4			
14	PDIM	External PWM	2, 5			

Pin	Symbol	Description	Note
1	VDDB	Power Supply Input Voltage	
2	VDDB	Power Supply Input Voltage	
3	VDDB	Power Supply Input Voltage	
4	VDDB	Power Supply Input Voltage	
5	VDDB	Power Supply Input Voltage	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	GND	Ground	
11	NC S	NC	4



12	NC	NC	4	

#### Note1. DET status

DET	BLU status
0 ~ 0.8V	Normal
Open collector	Abnormal

Recommend pull high R > 10K ohm, pull high voltage VDD = 3.3V

#### Note2. input control signal threshold voltage definition

li	Symbol	Min.	Тур.	Max.	Unit	
Input High Th	reshold Voltage	VIH	2	-	5.5	V
Input Low Th	reshold Voltage	VIL	0	-	0.8	٧
LON ction						
ction VBLON	Note					
ction	Note BL On					

#### Note3. VBLON

Mode selection

VBLON	Note
H or OPEN	BL On
L	BL Off

Note4. Please leave this pin unoccupied. It cannot be connected by any signal (Low/GND/High).

#### Note5. PDIM

PWM Dimming range:





External PWM function dimming ratio 0%~100%, Judge condition as below:

- (1)Backlight module must be lighted ON normally.
- (2)All protection function must work normally.
- (3)Uniformity and flicker could be guaranteed at External PWM function dimming ratio 5%~100%



### 6.3 Power Sequence for Backlight





Parameter	Min	Тур	Max	Units
T1	20	C 112	10.	ms *1
T2	250	-2-1	-	ms
Т3	200	1083		ms
T4	0 0	-	-	ms
T5	0	-	-	ms
Т6		-	1000	ms <sup>*2</sup>

Note:1. T6 describes VDDB dip condition and VDDB couldn't lower than 10% VDDB.




# 7. Mechanical Characteristics

The contents provide general mechanical characteristics for the model P430HVN05.1. In addition the figures in the next page are detailed mechanical drawing of the LCD.

I	tem	Dimension	Unit	Note
	Horizontal	963.7	mm	
Outline Dimension	Vertical	552.0	mm	
	Depth (Dmin) 15.1		mm	Front bezel to Bac Bezel
	Depth (Dmax)	Depth (Dmax) 26.9		Front Bezel to DB Cover
	Bezel opening	945.9(H) x 534.2(V)	mm	
	Bezel Width	8. 9/8. 9/8. 9/8. 9	mm	U/D/L/R
	Display Area	940.896 (H) x 529.254 (V)	mm	
Weight	10.6		Kg	
		Plus Confidenti		




# **Front View**





# **Back View**





# 8. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60℃, 500hrs
2	Low temperature storage test	3	-20℃, 500hrs
3	High temperature operation test	3	50℃, 500hrs
4	High temperature and High humidity operation (THB)	3	60°C 75%, 500hrs
5	Low temperature operation test	3	-20℃, 500hrs
6	Vibration test (With carton)	1( PKG)	Random wave (1.04Grms 2~200Hz)  Duration: X,Y,Z 20min per axes
7	Drop test (With carton)	1( PKG)	Height: 25.4 cm  Direction: Only bottom flat twice (ASTMD4169-I)
8	Shock (without carton)	3	wave form: half sine wave shock level: <=37": 50G,20ms ±X,Y,Z axis 42": 50G,11ms in ±X,Y,Z axis 46": 50G, 11ms in ±X, ±Y axis, 35G, 11ms in ±Z axis >=55": 30G,11ms in ±X,Y,Z axis Direction: one time each direction
9	Vibration (without carton)	3	wave form : random vibration level : 1.04G RMS Bandwidth : 2~200Hz Duration : X,Y,Z 20min per axes



# 9. International Standard

#### 9.1 Safety

- Ine Coulige (1) UL 62368-1; Audio/video, information and communication technology equipment - Part 1: Safety requirements.
- (2) IEC 62368-1; Audio/video, information and communication technology equipment Part 1: Safety requirements.
- (3) EN 62368-1; Audio/video, information and communication technology equipment Part 1: Safety requirements.

#### 9.2 EMC


- (1) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998




# 10. Packing

#### 10.1 Definition of Label

#### A. Panel Label:






#### **Green mark description**

- (2) For RoHs compatible products, ADP will add RoHS for identification.


Note: The green Mark will be present only when the green documents have been ready by ADP internal green team. (definition of green design follows the ADP green design checklist.)

### **B. Carton Label:**






# 10.2 Packing Methods





### 10.3 Pallet and Shipment Information

			Packing			
	Item	Qty.	Dimension	Weight (kg)	Remark	
1	Packing Box	10pcs/box	1060(L)*560(W)*635(H)	112.7	Panel 4.66kg	
2	Pallet	.10	1150(L)*1070(W)*132(H)	15.6		
3	Boxes per Pallet	P. O	One pallet			
4	Panels per Pallet	20 pcs/pallet			One pallet	
5	Pallet	20 pcs	1150(L)*1070(W)*767(H)	20 pcs	One pallet	
		(by Air)	(by Air)	(by Air)		
	after packing	40 pcs	1150(L)*1070(W)*1534(H)	40 pcs	Double pellet	
		(by Sea)	(by Sea)	(by Sea)	Double pallet	





### 11. Precautions

Please pay attention to the followings when you use this TFT LCD module.

#### 11.1. Mounting Precautions

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

#### 11.2. Operating Precautions

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (2) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it may become lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may



be important to minimize the interface.

(7) The conductive material and signal cables are kept away from LED driver inductor to prevent abnormal display, sound noise and temperature rising.

#### 11.3. Operating Condition for Public Information Display

The device listed in the product specification is designed and manufactured for PID (Public Information Display) application. To optimize module's lifetime and function, below operating usages are required.

- (1) Normal operating condition
  - A. Operating temperature: 20~60°C
  - B. Operating humidity: 10~90%
  - C. Display pattern: dynamic pattern (Real display).Note) Long-term static display would cause image sticking.
- (2) Operation usage to protect against image sticking due to long-term static display.
  - A. Suitable operating time: under 24 hours a day
  - B. Liquid Crystal refresh time is required. Cycling display between 5 minutes' information (static) display and 10 seconds' moving image.
  - C. Periodically change background and character (image) color.
  - D. Avoid combination of background and character with large different luminance.
- (3) Periodically adopt one of the following actions after long time display.
  - A. Running the screen saver (motion picture or black pattern)
  - B. Power off the system for a while
- (4) LCD system is required to place in well-ventilated environment. Adapting active cooling system is highly recommended.
- (5) Product reliability and functions are only guaranteed when the product is used under right operation usages. If product will be used in extreme conditions, such as high temperature/ humidity, display stationary patterns, or long operation time etc..., it is strongly recommended to contact ADP for filed application engineering advice. Otherwise, its reliability and function may not be guaranteed. Extreme conditions are commonly found at airports, transit stations, banks, stock market and controlling systems.

#### 11.4. Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.



### 11.5. Precautions for Strong Light Exposure

- (1) Strong light exposure causes degradation of polarizer and color filter.
- (2) To keep display function well as a digital signage application, especially the component of TFT is very sensitive to sunlight, it is necessary to set up blocking device protecting panel from radiation of ambient environment.

#### 11.6. Storage

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5℃ and 35℃ at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.
- (3) Storage condition is guaranteed under packing conditions.
- (4) The phase transition of Liquid Crystal in the condition of the low or high storage temperature will be recovered when the LCD module returns to the normal condition.

#### 11.7. Handling Precautions for Protection Film


- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ionblown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

#### 11.8. Dust Resistance

- (1) ADP module dust tests are conducted with marked areas (e.g., holes and slits around the front bezel and back cover) sealed, to comply with JIS D0207 (see Figure 1).
- (2) To prevent particles from entering the module, please ensure the set has all the highlighted areas (holes and slits) adequately sealed or covered by set mechanism.
- (3) ADP's testing procedure cannot replicate all real world operation scenarios. It is up to the module user to apply the most appropriate dust resistance solution for its particular application.



Figure 1 (封孔機種圖示)



(封孔+封縫圖示)

