

Model Name: P460HVN01.6

Issue Date: 2018/12/4

(*)Preliminary Specifications

()Final Specifications

Customer Signature	Date	AUO	Date							
Approved By		Approval By PM Director								
	_Q	CT Wu								
Note	o l	Reviewed By RD Director Jack Hsu								
Kyes		Reviewed By Project Leader Mingyu Wu								
<0'		Prepared By PM Zoe Lai								



Contents

1.	General Description	4
2.	Absolute Maximum Ratings	6
3.	Optical Specification	7
4.	Interface Specification	10
4.1		
4.2	P	
4.3		13
	4.3.1 LVDS Data mapping	13
	4.3.2 Color Input Data Reference	14
5.	Signal Timing Specification	15
5.1		15
5.1.	.1 Timing table	
5.2	P · · · · · · · · · · · · · · · · · · ·	
5.2	.1 LVDS	17
5.3		19
6.	Backlight Specification	
6.1		
6.2	Input Pin Assignment	21
6.3	Power Sequence for Backlight	23
7.	Mechanical Characteristics	24
8.	Reliability Test Items	27
9.	International Standard	28
9.1	Safety	28
9.2		
10.	Packing	
10.	1 Definition of Label	29
10.	2 Packing Methods	30
10.3	3 Pallet and Shipment Information	31
11.	Precautions	32
11.	1. Mounting Precautions	32
11.2	2. Operating Precautions	32
11.3	3. Operating Condition for Public Information Display	33
11.4	4. Electrostatic Discharge Control	33
11.	5. Precautions for Strong Light Exposure	33
11.6	6. Storage	34
11.7	7. Handling Precautions for Protection Film	34
11.8	8. Dust Resistance	34



Record of Revision

Version	Date	Page	Description
0.0	2018/07/23		First preliminary spec sheet release
			C.
		5	
		0	
<i>/</i> ()			



1. General Description

This specification applies to the 46 inch Color TFT-LCD Module P460HVN01.6. This LCD module has a TFT active matrix type liquid crystal panel 1920 x 1080 pixels, and diagonal size of 46 inch. This module supports 1920 x 1080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.

* General Information

Items	Specification	Unit	Note
Active Screen Size	46.0	inch	
Display Area	1018.08(H) x 572.67(V)	mm	4
Outline Dimension	1023.68(H) x 578.27(V) x 37.5(D)	mm	D: front bezel to T-con cover
Driver Element	a-Si TFT active matrix		
Bezel Opening	1018.28(H)x286.435(V)	mm	
Display Colors	8bit, 16.7M	Colors	
Number of Pixels	1,920x1080	Pixel	
Pixel Pitch	0.53025 (H) x 0.53025(W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	AG		Haze = 11%
Rotate Function	Unachievable		Note 1
Display Orientation	Portrait/Landscape Enabled		Note 2

KOK (1405)




Note 1: Rotate Function refers to LCD display could be able to rotate. This function does not work in this model.


Note 2:

- (1) Landscape Mode: The default placement is T-Con Side on the lower side and the image is shown upright via viewing from the front.
- (2) Portrait Mode: The default placement is that T-Con side has to be placed on the left side via viewing from the front.

Landscape (Front view)



Portrait (Front view)





2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	V_{DD}	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	ТОР	0	+50	[°C]	Note 2
Operating Humidity	НОР	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39 $^{\circ}$ C and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of $40\,^{\circ}$ C or less. At temperatures greater than $40\,^{\circ}$ C, the wet bulb temperature must not exceed $39\,^{\circ}$ C.

Note 3: Surface temperature is measured at 50°C Dry condition






3. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 500 mm from the LCD surface at a viewing angle of φ and θ equal to 0° .

Fig.1 presents additional information concerning the measurement equipment and method.



Davamatar	Currente ed		Values		l lait	Notos	
Parameter	Symbol	Min.	Тур.	Max	Unit	Notes	
Contrast Ratio	CR	3200	4000			1	
Surface Luminance (White)	L _{WH}	560	700		cd/m ²	2	
Luminance Variation	δ _{WHITE(9P)}			1.33		3	
Response Time (G to G)	Тү		6.5		ms	4	
Color Gamut	NTSC		72		%		
Color Coordinates							
Red	R_X		0.640				
6	R_Y		0.330	T 0 00			
Green	G_X		0.305				
	G_Y	T 0.00	0.605				
Blue	B_X	Тур0.03	0.150	Typ.+0.03			
	B_Y		0.070				
White	W_{X}		0.280				
/.0	W_Y		0.290				
Viewing Angle						5	
x axis, right(φ=0°)	θ_{r}		89		degree		
x axis, left(φ=180°)	θ_{l}		89		degree		
y axis, up(φ=90°)	θ_{u}		89		degree		
y axis, down (φ=270°)	$\theta_{\sf d}$		89		degree		

Note:



1. Contrast Ratio (CR) is defined mathematically as:

Contrast Ratio=
$$\frac{\text{Surface Luminance of L}_{on5}}{\text{Surface Luminance of L}_{off5}}$$

- 2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. LED current I_F = typical value (without driver board), LED input VDDB =24V, I_{DDB}. = Typical value (with driver board), L_{WH}=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance, δWHITE is defined (center of Screen) as:
 - $\delta_{WHITE(9P)}$ = Maximum(L_{on1} , L_{on2} ,..., L_{on9})/ Minimum(L_{on1} , L_{on2} ,... L_{on9})
- 4. Response time T_Y is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on Frame rate = 60Hz to optimize.

Me	asured	Target												
Respo	nse Time	0%	25%	50%	75%	100%								
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%								
25%		25% to 0%		25% to 50%	25% to 75%	25% to 100%								
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%								
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%								
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%									

Ty is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright)" and "any level of gray(dark)".








FIG. 2 Luminance



5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

FIG.3 Viewing Angle





4. Interface Specification

4.1 Input power


The P460HVN01.6 module requires 2 power inputs(12-pin & 14-pin) which are employed to power the LCD electronics and to drive the TFT array and liquid crystal.

Item		Symbol	Min.	Тур.	Max	Unit	Note		
Power Supply Input Voltage		V_{DD}	10.8	12	13.2	V	1		
Power Supply Input Current	Black pattern		-	0.431	0.5172	Α			
	White pattern	I _{DD}	-	0.844	1.0128	Α			
	H-strip pattern		-	0.76	0.912	Α			
	Black pattern		-	5.172	6.2064	Watt	2		
Power Consumption	White pattern	Pc	-	10.128	12.1536	Watt			
	H-strip pattern		-	9.12	10.944	Watt			
Inrush Current		I _{RUSH}	(2.24	24 A			


Note1. The ripple voltage should be fewer than 5% of VDD.

Note2. Test Condition:

- (1) V_{DD} = 12.0V, (2) Fv = 60Hz, (3) Fclk= 74.25MHz, (4) Temperature = 25 $^{\circ}$ C
- (5) Power dissipation check pattern. (Only for power design)



Note3. Measurement condition: Rising time = 400us






4.2 Input Connection

■ LCD connector: JAE FI-RE51S-HF

PIN	Symbol	Description	Note	PIN	Symbol	Description	Note
1	VCC	12V Power Supply		26	RXEP0	LVDS Even pixel data input pair 0(+)	
2	VCC	12V Power Supply		27	RXEN1	LVDS Even pixel data input pair 1(-)	
3	VCC	12V Power Supply		28	RXEP1	LVDS Even pixel data input pair 1(+)	
4	VCC	12V Power Supply		29	RXEN2	LVDS Even pixel data input pair 2(-)	
5	VCC	12V Power Supply		30	RXEP2	LVDS Even pixel data input pair 2(+)	7
6	GND	No connected		31	GND	GND	
7	GND	GND		32	RXENCLK	LVDS Even pixel clock input pair(-)	
8	GND	GND		33	RXEPCLK	LVDS Even pixel clock input pair(+)	
9	GND	GND		34	GND	GND	
10	RXON0	LVDS Odd pixel data input pair 0(-)		35	RXEN3	LVDS Even pixel data input pair 3(-)	
11	RXOP0	LVDS Odd pixel data input pair 0(+)		36	RXEP3	LVDS Even pixel data input pair 3(+)	
12	RXON1	LVDS Odd pixel data input pair 1(-)		37	RXEN4	LVDS Even pixel data input pair 4(-)	
13	RXOP1	LVDS Odd pixel data input pair 1(+)		38	RXEP4	LVDS Even pixel data input pair 4(+)	
14	RXON2	LVDS Odd pixel data input pair 2(-)		39	GND	GND	
15	RXOP2	LVDS Odd pixel data input pair 2(+)		40	Reserved	I2C Clock	
16	GND	GND		41	NC	No connected	2
17	RXONCLK	LVDS Odd pixel clock input pair(-)		42	Rotate	High(3.3V): V-Flip	2
		2720 Gaa piner elean inpat pain()		42		Low / NC: Normal	_
18	RXOPCLK	LVDS Odd pixel clock input pair(+)		43	WP	Write Protection	
19	GND	GND		44	SDA	I2C Data	
20	RXON3	LVDS Odd pixel data input pair 3(-)		45	LVDSORD	Select LVDS data order:	3,4
						High or NC \rightarrow NS, Low \rightarrow JEIDA	
21	RXOP3	LVDS Odd pixel data input pair 3(+)		46	NC	No Connected	
22	RXON4	LVDS Odd pixel data input pair 4(-)		47	NC	No connected	2
23	RXOP4	LVDS Odd pixel data input pair 4(+)		48	NC	No connected	2
24	GND	GND		49	NC	No connected	2
25	RXEN0	LVDS Even pixel data input pair 0(-)		50	NC	No connected	2
				51	Aging	High(3.3V) / NC: Normal	
				JI	, ,9"19	Low : Aging	



Note1. Pin number start from the left side as the following figure.



Note2. Please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).


Note3. Input control signal threshold voltage definition

Item	Symbol	Min.	Тур.	Max.	Unit
Input High Threshold Voltage	VIH	2.7	-	3.6	V
Input Low Threshold Voltage	VIL	0	-	0.6	V

Note4. LVDS data format selection

LVDS_SEL	Mode
H or OPEN	NS
L	Jeida

Input equivalent impedance of LVDE_SEL pin






4.3 Input Data Format


4.3.1 LVDS Data mapping

LVDS Option = High/Open→NS



Note: x = 1, 2, 3, 4...

LVDS Option = Low→JEIDA



Note: x = 1, 2, 3, 4...



4.3.2 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

											I	npu	t Cc	olor l	Data	ì									
	Color				RE	ΕD							GRI	EEN				BLUE							
	00101	MS	MSB					LS	SB	MS	В		1	ı		LS	SB	MS	MSB				ı	LSB	
			R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	B6	B5	B4	ВЗ	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0 4	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1 (1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	. 1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																									
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
G			(
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																									
	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1



5. Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

5.1 Input Timing

5.1.1 Timing table

Timing Table (DE only Mode)


Cianal	lt a ma	Cumbal	Min	T. 05	Mov	Lloit
Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Tv	1100	1125	1480	Th
Vertical Section	Active	Tdisp (v)		1080		
	Blanking	Tblk (v)	20	45	400	Th
	Period	Th	1030	1100	1325	Tclk
Horizontal Section	Active	Tdisp (h)	960			
	Blanking	Tblk (h)	70	140	365	Tclk
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz

Notes:

- (1) Display position is specific by the rise of DE signal only.
 Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



5.1.2 Signal Timing Waveform






5.2 Input interface characteristics


5.2.1 LVDS

	Parameter			Value		Unit	Note
	Falametei	Symbol	Min.	Тур.	Max	Offic	Note
	Input Differential Voltage	V _{ID}	200	400	600	mV_{DC}	1
	Differential Input High Threshold Voltage	V_{TH}	+100		+300	mV_{DC}	1
	Differential Input Low Threshold Voltage Input Common Mode Voltage		-300		-100	mV_{DC}	1
			1.1	1.25	1.4	V_{DC}	1
LVDS	input Channel Pair Skew Margin	t _{SKEW (CP)}	-500		+500	ps	2
Interface		Fclk_ss	Fclk -3%	/	Fclk +3%	MHz	3
	Receiver Clock : Spread Spectrum Modulation frequency		30		200	KHz	3
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5		0.4 0.5	ns	8

Note1. VICM = 1.25V




Note2. Input Channel Pair Skew Margin






Note3. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.




Note4. Receiver Data Input Margin

Parameter	Sumbol		Rating		Unit	Note
Parameter	Symbol	Symbol Min Type		Max	Unit	Note
Input Clock Frequency	Fclk	Fclk (min)	-	Fclk (max)	MHz	T=1/Fclk
Input Data Position0	tRIP1	- tRMG	0	[tRMG]	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	





5.3 Power Sequence for LCD



Davamatar		l loit		
Parameter	Min.	Type.	Max.	Unit
t1	0.4		30	ms
t2	0.1		50	ms
t3	450			ms
t4	0*1			ms
t5	0			ms
t6			*2	ms
t7	500			ms
t8	20 ^{*3}		50	ms
t9	0			ms

Note:

- (1) t4=0: concern for residual pattern before BLU turn off.
- (2) t6: voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3) When User control signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible




6. Backlight Specification

6.1 Electrical specification

	Item	S	ymbol	Condition	Min	Тур	Max	Unit	Note
1	Power Supply Input Voltage	\	/DDB	-	21.6	24	26.4	V	-
2	Power Supply Input Current		I _{DDB}	VDDB=24V		3.87	4.3	А	7
3	Power Consumption		P_{DDB}	VDDB=24V		92.88	103.2	Watt	1
4	Inrush Current		I _{RUSH}	VDDB=24V			9.1	Α	2
5	Control signal voltage	\ <u>\</u>	Hi	VDDB=24V	2	5.5	5.5	V	-
5	5 Control signal voltage	V _{Signal}	Low	VDDB=24V	0	0.8	0.8	V	3
6	Control signal current	I _{Signal}		VDDB=24V	-1	-	1.5	mA	-
7	External PWM Duty ratio (input duty ratio)	D_	EPWM	VDDB=24V	0	-	100	%	4
8	External PWM Frequency	F_	EPWM	VDDB=24V	90	180	240	Hz	4
0	DET status signal	DET	НІ	VDDB=24V	Оре	en Collec	ctor	V	5
9	9 DET status signal	DET	Lo	VDDB=24V	0		8.0	V	5
10	Input Impedance	Rin		VDDB=24V	300			Kohm	-
11	LED lifetime	Ľ	TLED	-	50,000	60,000		Hr	6

Note 1: Dimming ratio= 100%, (Ta=25±5°C, Turn on for 45minutes)

Note 2: MAX input current while DB turn on, measurement condition VDDB rising time=20ms(VDDB: 10%~90%)



Note 3: When BLU off (VDDB = 24V , VBLON = 0V) , IDDB (max) = 0.1A

Note 4: Less than 5% dimming control is functional well and no backlight shutdown happened

Note 5: Normal: 0~0.8V; Abnormal: Open collector

Note 6: The lifetime (MTTF) is defined as the time which luminance of LED is 50% compared to its original value. [Operating condition: Continuous operating at $Ta = 25 \pm 2^{\circ}C$, for single LED only]



6.2 Input Pin Assignment

LED DB connector: PH-14WT

PH-12WT

Pin	Symbol	Description
1	VDDB	Operating Voltage Supply, +24V DC regulated
2	VDDB	Operating Voltage Supply, +24V DC regulated
3	VDDB	Operating Voltage Supply, +24V DC regulated
4	VDDB	Operating Voltage Supply, +24V DC regulated
5	VDDB	Operating Voltage Supply, +24V DC regulated
6	BLGND	Ground and Current Return
7	BLGND	Ground and Current Return
8	BLGND	Ground and Current Return
9	BLGND	Ground and Current Return
10	BLGND	Ground and Current Return
11	DET	BLU status detection: Normal: 0~0.8V; Abnormal: Open collector
12	VBLON	BLU On-Off control: BL On : High/Open (2V~5.5V); BL off : Low (0~0.8V/GND)
13	N.C.	N.C.
14	PDIM	External PWM (5%~100% Duty, open for 100%) < NC; at Internal PWM mode>

Pin	Symbol	Description
1	VDDB	Operating Voltage Supply, +24V DC regulated
2	VDDB	Operating Voltage Supply, +24V DC regulated
3	VDDB	Operating Voltage Supply, +24V DC regulated
4	VDDB	Operating Voltage Supply, +24V DC regulated
5	VDDB	Operating Voltage Supply, +24V DC regulated
6	BLGND	Ground and Current Return
7	BLGND	Ground and Current Return
8	BLGND	Ground and Current Return
9	BLGND	Ground and Current Return
10	BLGND	Ground and Current Return
11	NC	No connection
12	NC	No connection



Note1. DET status

DET	BLU status
0 ~ 0.8V	Normal
Open collector	Abnormal

Recommend pull high R > 10K ohm, pull high voltage VDD = 3.3V

Note2. input control signal threshold voltage definition

Item	Symbol	Min.	Тур.	Max.	Unit
Input High Threshold Voltage	VIH	2	-	5.5	V
Input Low Threshold Voltage	VIL	0	-	0.8	V

Note3. VBLON

Mode selection

VBLON	Note
H or OPEN	BL On
L	BL Off

Note4. Please leave this pin unoccupied. It cannot be connected by any signal (Low/GND/High). Note5. PDIM

PWM Dimming range:





Performance guaranteed dimming range: 0%, 5~100%

- IF External PWM function less than 5% dimming ratio, Judge condition as below:
- (1)Backlight module must be lighted ON normally.
- (2)All protection function must work normally.
- (3)Uniformity and flicker could not be guaranteed



6.3 Power Sequence for Backlight





Dip condition

Parameter	Min	Тур	Max	Units
T1	20	-	-	ms *1
T2	250	-	-	ms
Т3	200			ms
T4	0	-	-	ms
T5	0	-	-	ms
Т6		-	1000	ms ^{*2}

Note:1. T6 describes VDDB dip condition and VDDB couldn't lower than 10% VDDB.




7. Mechanical Characteristics

The contents provide general mechanical characteristics for the model P460HVN01.6. In addition the figures in the next page are detailed mechanical drawing of the LCD.

Item		Dimension	Unit	Note
Outline Dimension	Horizontal	1023.68	mm	
	Vertical	578.27	mm	
	Depth (Dmin)	30	mm	to rear
	Depth (Dmax)	46.5	mm	to driver board
	- op (=)			cover
Weight	13500		g	




Front View





Back View





8. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60°C, 500hrs
2	Low temperature storage test	3	-20°C, 500hrs
3	High temperature operation test	3	50°C, 500hrs
4	Low temperature operation test	3	-5°C, 500hrs
			Shock level: 30G
5	Shock test (non-operation)	3	Waveform: half since wave, 11ms
			Direction: ±X, ±Y, ±Z, One time each direction
			Random wave (1.04Grms 2~200Hz)
6	Vibration test (With carton)	1 PKG	Duration : X,Y,Z 20min per axes
			Height: 25.4 cm
7	Drop test (With carton)	1 PKG	Surround 4 flats, Bottom flat 2 times
			(ASTMD4169-I)



9. International Standard

9.1 Safety

- (1) UL 60950-1; Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
- (2) IEC 60950-1; Standard for Safety of International Electrotechnical Commission
- (3) EN 60950-1; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

9.2 EMC

- (1) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998




10. Packing

10.1 Definition of Label

A. Panel Label:






Green mark description

- (1) For Pb Free Product, AUO will add for identification.
- (2) For RoHs compatible products, AUO will add RoHS for identification.


Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)

B. Carton Label:






10.2 Packing Methods






10.3 Pallet and Shipment Information

	Item		Dooking Romark		
		Qty.	Dimension	Weight (kg)	Packing Remark
1	Packing BOX	7pcs/box	1130mm*645mm*678mm	78.29	Box = 3.6kg
2	Pallet	1	1300mm*1140mm*120mm	18.9	4
3	Boxes per Pallet				
4	Panels per Pallet				
	Pallet after packing	14	1300mm*1140mm*798mm	175.48	



14PCS Module/Pallet



Stack 3layers in 40HQ



11. Precautions

Please pay attention to the followings when you use this TFT LCD module.

11.1. Mounting Precautions

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

11.2. Operating Precautions

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (2) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it may become lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic



interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

(7) The conductive material and signal cables are kept away from LED driver inductor to prevent abnormal display, sound noise and temperature rising.

11.3. Operating Condition for Public Information Display

The device listed in the product specification is designed and manufactured for PID (Public Information Display) application. To optimize module's lifetime and function, below operating usages are required.

- (1) Normal operating condition
 - A. Operating temperature: 0~50°C
 - B. Operating humidity: 10~90%
 - C. Display pattern: dynamic pattern (Real display).Note) Long-term static display would cause image sticking.
- (2) Operation usage to protect against image sticking due to long-term static display.
 - A. Suitable operating time: under 24 hours a day(* The moving picture can be allowed for 24 hours a day)
 - B. Liquid Crystal refresh time is required. Cycling display between 5 minutes' information (static) display and 10 seconds' moving image.
 - C. Periodically change background and character (image) color.
 - D. Avoid combination of background and character with large different luminance.
- (3) Periodically adopt one of the following actions after long time display.
 - A. Running the screen saver (motion picture or black pattern)
 - B. Power off the system for a while
- (4) LCD system is required to place in well-ventilated environment. Adapting active cooling system is highly recommended.
- (5) Product reliability and functions are only guaranteed when the product is used under right operation usages. If product will be used in extreme conditions, such as high temperature/ humidity, display stationary patterns, or long operation time etc..., it is strongly recommended to contact AUO for filed application engineering advice. Otherwise, its reliability and function may not be guaranteed. Extreme conditions are commonly found at airports, transit stations, banks, stock market and controlling systems.

11.4. Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

11.5. Precautions for Strong Light Exposure



- (1) Strong light exposure causes degradation of polarizer and color filter.
- (2) To keep display function well as a digital signage application, especially the component of TFT is very sensitive to sunlight, it is necessary to set up blocking device protecting panel from radiation of ambient environment.

11.6. Storage

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5℃ and 35℃ at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.
- (3) Storage condition is guaranteed under packing conditions.
- (4) The phase transition of Liquid Crystal in the condition of the low or high storage temperature will be recovered when the LCD module returns to the normal condition.

11.7. Handling Precautions for Protection Film

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

11.8. Dust Resistance

- (1) AUO module dust test is conducted with marked holes (see Figure 1) sealed to comply with JIS D0207.
- (2) Module users should design set with these holes used/sealed(if not used) or covered by set mechanism to prevent dust from entering. The AUO testing procedure cannot replicate all different real world scenarios, module users should apply set dust resistance solution to meet users' requirement.



Figure 1 (此圖為 OM R&D 提供系統孔位圖範例)

